NEX-SRIO2

Serial RapidIO Gen2 Protocol Analyzer Product Manual



for use with the TLA6404 Rev. 0.2

Copyright © 2016 Nexus Technology, Inc. All rights reserved.

Contents of this publication may not be reproduced in any form without the prior, written consent of Nexus Technology, Inc.

Brand and product names used throughout this manual are the trademarks of their respective holders.

Warranty Terms and License Agreement

For warranty terms, refer to the Terms and Conditions of Sale document that was included in the product shipment. The Software License Agreement is displayed during installation. A hardcopy of that agreement may be obtained from Nexus Technology.

All Nexus Technology products to which this manual refers are subject to the Terms and Conditions of Sale document and the Software License Agreement, as appropriate.

Compliance with WEEE and RoHS Directives

This product is subject to European Union regulations on Waste Electrical and Electronics Equipment. Return to Nexus Technology for recycle at end of life. Costs associated with the return to Nexus Technology are the responsibility of the sender.

Table of Contents

	_
1.0 OVERVIEW	5
1.1 CONTACT INFORMATION / SUPPORT	
1.1.1 About Nexus Technology, Inc	
1.1.2 Support Contact Information	
1.2 CONVENTIONS USED IN THIS MANUAL	5
1.3 PRODUCT DESCRIPTION	6
1.4 INCLUDED WITH THIS PRODUCT	6
1.4.1 Software	
1.5 SRIO TARGET REQUIREMENTS	6
1.5.1 SRIO Eve Size Requirements	
	_
2.0 SRIO ANALYZER CHASSIS	7
3.0 OVERVIEW OF LOGIC ANALYZER ACOUISITION	9
3.1 ACOUSTION	9
3.2 4x. 2x. and 1x Data Presentation to the Logic Analyzer	
4.0 LOGIC ANALYZER SETUP	10
4.1 First Time Setup	10
4.1 FIRST TIME SETUP4.2 CONNECTING TO THE LOGIC ANALYZER	10 10 10
 4.1 FIRST TIME SETUP 4.2 CONNECTING TO THE LOGIC ANALYZER 4.3 INSTALLING THE REQUIRED SOFTWARE	10 10 10 10
 4.1 FIRST TIME SETUP 4.2 CONNECTING TO THE LOGIC ANALYZER	10 10 10 10 10 10
 4.1 FIRST TIME SETUP	10 10 10 10 10 10 10 11
 4.1 FIRST TIME SETUP	10 10 10 10 10 10 10 11 11
 4.1 FIRST TIME SETUP	10 10 10 10 10 10 10 11 11 11

Table of Figures

FIGURE 1 - FRONT VIEW OF CHASSIS	7
FIGURE 2 - KEY COMPONENTS OF FRONT CHASSIS	7
FIGURE 3 - BACK VIEW OF CHASSIS	8
FIGURE 4 - KEY COMPONENTS OF BACK CHASSIS	8
FIGURE 5 - EXAMPLE SRIO DATA	9
FIGURE 6 - ADDING A LISTING WINDOW	12
FIGURE 7 - SRIO LISTING WINDOW.	13
FIGURE 8 - DISASSEMBLY PROPERTIES	13
FIGURE 9 - NEXUS SRIO2 MAIN FORM	14
FIGURE 10 - FILE MENU OPTIONS	14
FIGURE 11 - ABOUT DIALOG	15
FIGURE 12 - SRIO PRE-PROCESSOR SELECTION.	15
FIGURE 13 - DATAPATH CONFIGURATION	16
FIGURE 14 - LANE ARRANGEMENT AND ERROR INJECTION	17
FIGURE 15 – INDIVIDUAL LANE CONFIGURATION	17
FIGURE 16 - PATTERN GENERATION	18
FIGURE 17 - CONTROL SYMBOL ENTRY	18
FIGURE 18 - DATA SYMBOL ENTRY	19
FIGURE 19 - MULTI-VECTOR SELECTION	19
FIGURE 20 - MULTI-VECTOR PASTE	19
FIGURE 21 - EXPORTED TLA DATA	20
FIGURE 22 - IMPORTED DATA	20

Table of Tables

TABLE 1 - INCLUDED WITH THIS PRODUCT	6
TABLE 2 – MINIMUM EYE SIZE REQUIREMENTS	6
TABLE 3 - PROBE LABELS	10
TABLE 4 - SUPPORT VERSIONS	10

1.0 Overview

1.1 Contact Information / Support

1.1.1 About Nexus Technology, Inc.

Established in 1991, Nexus Technology, Inc. is dedicated to developing, marketing, and supporting bus analysis applications.

We can be reached at:

Nexus Technology, Inc.

78 Northeastern Blvd. Unit 2

Nashua, NH 03062

Telephone: 877.595.8116

Fax: 877-595.8118

1.1.2 Support Contact Information

Product Support support@nexustechnology.com Normal business hours are 9AM to 5PM EST/EDT

1.2 Conventions Used in This Manual

SRIO: Serial RapidIO
SRIO Gen2: Serial RapidIO Specification 2.1
SRIO Gen1: Serial RapidIO Specification 1.3
Lane: A unidirectional, serial, differential pair
1x Mode: 1x LP-Serial physical layer definition (1 lane)
2x Mode: 2x LP-Serial physical layer definition (2 lanes)
4x Mode: 4x LP-Serial physical layer definition (4 lanes)
Tx: Transmit or transmitter
Rx: Receive or receiver
Datapath: A Tx or Rx stream of data (1x mode or 4x mode)
TLA: A Tektronix Logic Analyzer system
SUT: The System Under Test

1.3 Product Description

This product includes all the hardware and software necessary to analyze an SRIO SUT and interface a Tektronix logic analyzer to one or more serial probes. The serial probes (separate product manual) provide an interface between this product and the SUT. This product enables logic analyzer acquisition of combinations of SRIO Gen2 or Gen1, 4x/2x/1x datapath(s) at speeds of 6.25-1, 5.00-1, 3.125-, 2.50-, or 1.25-Gbps (depending on options purchased). SUT must meet minimum eye sizes for reliable acquisition. This product also enables pattern injection on to a SRIO Gen2 or Gen1 4x/2x/1x datapath at speeds of 6.25-1, 5.00-1, 3.125-, 2.50-, or 1.5.00-1, 3.125-, 2.50-, or 1.25Gbps SUT, if that option has been purchased.

Equipment/Software	Description	Included	Quantity	Manual		
NEX-SRIO2	SRIO2 Protocol Analyzer	Yes	1	This document.		
AC Power Cable		Yes	1	This document.		
Keyboard		Yes	1	This document.		
Mouse		Yes	1	This document.		
Software Media	Software installation	Yes	1	This document.		
TLA Probe Labels		Yes	6	This document.		

1.4 Included With this Product

Table 1 - Included with this Product

1.4.1 Software

1.4.1.1 SRIO2 Protocol Analyzer Setup

Software is provided pre-installed on the NEX-SRIO2 unit to configure the protocol analyzer for proper analysis, pattern injection (if purchased) and presentation to the Tektronix logic analyzer.

1.4.1.2 Logic Analyzer Setup

A support package must be installed on the TLA to configure the system to properly acquire and decode the SRIO traffic. This setup provides easy access to the SRIO raw data or the decoded data. Software is also provided to easily apply advanced triggering and filtering of the SRIO traffic.

1.5 SRIO Target Requirements

1.5.1 SRIO Eye Size Requirements

The eye size required at the serial probe point is a perfect diamond shaped, stable eye based on the values in *Table 2*. Capture accuracy may be affected if this minimum eye size is not met. The serial probes have manuals separate from this document.

Minimum Eye Height (Single-ended)	30mV
Minimum Eye Width @ 6.25-Gbps	90ps
Minimum Eye Width @ 5.00-Gbps	110ps
Minimum Eye Width @ 3.125-Gbps	180ps
Minimum Eye Width @ 2.50-Gbps	220ps
Minimum Eye Width @ 1.25-Gbps	430ps

Table 2 - Minimum Eye Size Requirements

2.0 SRIO Analyzer Chassis

The key components of the front and back of the chassis can be found in *Figure 1* and *Figure 3*.



Figure 1 - Front View of Chassis

А	USB for keyboard and mouse
В	System Power Switch
С	Monitor
D	Exit port for logic analyzer probes
Е	Serial probe power connections
F	Serial probe data connections for Datapath B
G	Serial probe data connections for Datapath A
Н	8-channel mid-bus probe connection for self-test

Figure 2 - Key Components of Front Chassis



Figure 3 - Back View of Chassis

-	
А	Circuit Breaker
В	AC Input
С	Air filter retainer screw
D	Fan speed (should be left at Auto)
Е	Inhibit mode (should be left at Default)
	Figure 4 - Key Components of Back Chassis

3.0 Overview of Logic Analyzer Acquisition

3.1 Acquisition



Figure 5 - Example SRIO Data

The Tektronix Logic Analyzer (TLA) provides access to the raw and decoded data from the SRIO analyzer. The TLA is a powerful, general purpose, analyzer with many setup options and advanced features. The SRIO analyzer includes support setup software which automatically configures the TLA. This allows the user to be up, running, and acquiring data very quickly.

The SRIO analyzer sends all SRIO traffic to the TLA for storage. No data is ever filtered from the acquisition unless a filter is explicitly enabled.

3.2 4x, 2x, and 1x Data Presentation to the Logic Analyzer

All SRIO control symbols and packets are aligned in the logic analyzer for easy analysis, filtering, and triggering.

In 4x mode, 4 lanes of traffic are utilized on the SUT. These are referred to as Lane0, Lane1, Lane2, and Lane3. The SRIO specification requires all data be word aligned to 32-bit2 boundaries beginning with Lane0 data and ending with Lane3 data. This data is presented to the logic analyzer without modification.

In 2x mode, 2 lanes of traffic are utilized on the SUT. These are referred to as Lane0 and Lane1. This data is stacked across all four lanes to the logic analyzer such that valid data will appear on all four lanes: Lane0, Lane1, Lane2, and Lane3. The data is also word aligned such that all control symbols and packets begin on Lane0. The word alignment will require injection of PAD characters into the data stream of Lane1, Lane2, or Lane3. Any PAD characters injected into the data stream do not affect the decoding or analysis of the acquired data.

In 1x mode, 1 lane of traffic is utilized on the SUT. This lane is referred to as Lane0. The data is stacked across all four lanes to the logic analyzer such that valid data will appear on all four lanes: Lane0, Lane1, Lane2, and Lane3. The data is also word aligned such that all control symbols and packets begin on Lane0. The word alignment will require injection of PAD characters into the data stream of Lane1, Lane2, or Lane3. Any PAD characters injected into the data stream do not affect the decoding or analysis of the acquired data.

4.0 Logic Analyzer Setup

4.1 First Time Setup

This product comes with 8 labels. Two or four of these labels should be applied to the logic analyzer connections, replacing the generic labels of 'A', 'B', etc. The labels are applied differently depending on the logic analyzer configuration you have. Please see *Table 3* below.

SRIO2 Analyzer Generic Label	2- TLAxx2 Replacement	2- TLA7Ax4 Modules	TLAxx4 or TLAxx3 Replacement
А	A- C3/C2/A3/A2	A- A3/A2/D3/D2	A- E3/E2/E1/E0
В	A- A1/A0/D1/D0	A- A1/A0/D1/D0	A- A1/A0/D1/D0
С	B- A1/A0/D1/D0	B- A3/A2/D3/D2	B- A3/A2/D3/D2
D	B- C3/C2/A3/A2	B- A1/A0/D1/D0	B- C3/C2/C1/C0

Table 3 - Probe Labels

4.2 Connecting to the Logic Analyzer

The SRIO analyzer has two or four connections to the logic analyzer module, depending on configuration. If this is the first use of the product, please see *First Time Setup*. If not, the SRIO analyzer should be connected to the Tektronix logic analyzer following the labels on the SRIO analyzer connectors. If using two TLA7Ax4 modules, the 'A' and 'B' connections should NOT be split between modules. **It should be noted which module uses the 'A' connections and which module uses the 'B' connections so that the correct support package can be loaded for each module.**

4.3 Installing the Required Software

All software included with this product is provided on physical media, such as a CD. The logic analyzer configuration files can be installed by following the directions below.

4.3.1 Installing Logic Analyzer Support Software

To install the logic analyzer configuration software, navigate to the support_software folder on the provided media. From this folder run the appropriate installer. The selected software will then be installed on the computer. The correct software can be found in *Table 4*.

TLA Configuration Software	Description
B_SRIO2	Choose this if using one TLA7BB4
B_SRIO2_T102 and B_SRIO2_R102	Choose this if using one or two TLA7BB3. Note that 'T' corresponds to the transmit or Datapath 'A' and 'R' corresponds to the receive or Datapath 'B' data.
B_SRIO2_T68 and B_SRIO2_R68	Choose this if using one or two TLA7BB2. Note that 'T' corresponds to the transmit or Datapath 'A' and 'R' corresponds to the receive or Datapath 'B' data.
SRIO2_272	Choose this if using two, merged TLA7Ax4 modules
SRIO2_102	Choose this if using any of the following: TLA6xx3, TLA6xx4, TLA7Ax3, or TLA7Ax4
SRIO2_68	Choose this if using either a TLA6xx2 or a TLA7Ax2

Table 4 - Support Versions

4.3.2 Installing SRIO Triggering / Filtering Tool

To install the SRIO Triggering / Filtering tool, navigate to the pc_software folder on the provided media. From this folder run the MSI installer and follow the onscreen instructions. It will be necessary to restart the Tektronix Logic Analyzer Application after installation.

To remove any of the software, close the Logic Analyzer Software Application, run Windows Add/Remove Programs, select, and remove the software as named in the Add/Remove Programs list.

4.4 Loading the Required Software in the TLA

The appropriate support package can be loaded into the TLA Application software by following the steps below.

- 1. Press F9.
- 2. If using two modules, note which datapath is connected to which module. Datapath 'A' data corresponds to transmit data and require the correct transmit support package (B_SRIO2_T68) and Datapath 'B' data corresponds to receive data and requires the correct receive support package (B_SRIO2_R68).
- 3. In the System Window that appears, select the module(s) that the SRIO analyzer is connected to. The module will appear highlighted when selected.
- 4. From the File menu, select Load Support Package...
- 5. Select the appropriate support package name (see *Table 4*) and click *OK*.

If the SRIO Triggering / Filtering Tool has been installed, it can be loaded inside the TLA Application software by going to the *Tools* menu and selecting *NEX-SRIO-TRIGGERS*.

The TLA6404 uses a different probe than the BB module. The default threshold setting provided in the support package needs to be adjusted to 600mV. To do this, click *Synchronous* and in the *Global Threshold*, change 1.6V to 600 mV.



The Tektronix logic analyzer is now setup up and ready to start acquiring data.

4.5 Support (disassembly) Software

Once the correct support software is loaded on the correct module(s), the TLA will be configured to display the SRIO protocol detail for the acquired data in a listing window. To view the SRIO information, simply add a listing window for the correct module and support package. *Figure 7* shows an example of selecting a module that has a support (B_SRIO2) loaded. The resulting listing window is shown in *Figure 8*.

New Data Window		
3554420 554427 554427 5544 5544 5544 5544 5544 5544 5544 10 10 10 10 10 10 10 10 10 10	What data would you like to display in the new Listing/Waveform window? Data from: LA 1: MagniVu B SRI02 MagniVu Add Data Source No data Same columns/waveforms as active data of MagniVu columns/waveforms based on the	v ta sources to be re new data can select more a source. window e active data window
	Kenter Ke	cel Help

Figure 7 - Adding a Listing Window

ILA [off-line] - [Listing 3]									
8	IIII Edit View Data System Iools Window Help								
	🚳 🖶 👍 😑 🛛 📰 🔤 😰 🥕 🖪 Explorer - 🌆 Setup - 🌇 Trigger - 🗮 Waveform 👯 Listing 👘 Status Idle 👘 🥵 🐨 👘 👘								
12	🖁 S/H Analysis	iVerify 🚦 De	efine Compare						
۳	1 🏪 歳 🖆	🕈 💏 🛆 t	tivity f Three	hold 🔢 View Compare	A A >	(🖻 🐴 🛉 🕅	🕹 Search	n 🗸 🛄	
	t 👻 Cursor 1	I ▼ to Cursor 2 ▼	= 104.857us						
ÍΤ		B SRT02	B SRT02	B SRT02		B SRT02	B SRT02	B SRT02	
	Sample	RX_CONTROL	RX_REVERSE_P	Receive_Details		TX_CONTROL	TX_REVERSE	Transmit_Details	
	65528 65529	PHY_IDLE_ALIGN		* IDLE * TDLE	*	PHY_IDLE_ALIGN		* IDLE * * TDLF *	
	65530	PHY_IDLE_ALIGN		* IDLE	*	PHY_IDLE_ALIGN		* IDLE *	
	65531	PHY_IDLE_ALIGN		* IDLE	*	PHY_IDLE_ALIGN		* IDLE *	
	65533	PHY_IDLE_ALIGN		* IDLE	*	PHY_IDLE_ALIGN		* IDLE *	
II	65534	PAY_IDLE_ALIGN	[*	PAY_IDLE_ALIGN	1/045500		
	65555	PHT_IDLE_ALIGN		~ IULE		PHT_CIKL	ICOAFFOB	stype0: Packet-accer	oted
								packet_ackID: 0×0A	
								but_status: UXIF stype1: NOP(Topore)	
								cmd: Reserved	
	6000			* 7015	*	DUX CTD	20005000	CRC5: 0×0B	
	65556	PHT_IDLE_ALIGN		. TOLE			/Cobroue	stype0: Status	
								ackID_status: 0x0B	
								buf_status: 0x1F	eket
								cmd: Reserved	IKEL
Ц								CRC5: 0×06	
EQ.	65537	PHY_IDLE_ALIGN		* TOLE	*	TRIU_PACKET_DATA	10900041	ackIU: UXU2	
								prio: high	
								tt: 16-bit devic	ceID
								destinationTD: 0x0041	
								sourceID: 0x002A	
								transaction: Response - p	payload
								targetTID: 0x07	
								letter: 0×0	
								mbox: 0x0	
	65538	PHY_IDLE_ALIGN		* IDLE	*	RIO_PACKET_DATA	002A8007	(HEADER continues)	
	65539	PHY_IDLE_ALIGN		* IDLE	*	RIO_PACKET_DATA	00000244	Start-of-payload: Lane O	00040
	65540	PHY IDLE ALIGN		* IDLE	*	RIO PACKET DATA	00000248	(PAYLOAD[0] = 0x000002440000 (PAYLOAD[0] continues)0240
	65541	PHY_IDLE_ALIGN		* IDLE	*	RIO_PACKET_DATA	0000024C	PAYLOAD[1] = 0x0000024C0000	00250
	65542	PHY_IDLE_ALIGN		* IDLE	*	RIO_PACKET_DATA	00000250	(PAYLOAD[1] continues	00259
	65544	PHY_IDLE_ALIGN		* IDLE	*	RIO_PACKET_DATA	00000258	(PAYLOAD[2] continues	2220
	65545	PHY_IDLE_ALIGN		* IDLE	*	RIO_PACKET_DATA	0000025C	PAYLOAD[3] = 0x0000025C0000	00260
	65546	PHY_IDLE_ALIGN		* IDLE * TDLE	*	RTO PACKET_DATA	00000260	[PAYLOAD[3] continues PAYLOAD[4] = 0x000002640000	00268
	65548	PHY_IDLE_ALIGN		* IDLE	*	RIO_PACKET_DATA	00000268	(PAYLOAD[4] continues	5 🔂 🔂
	65549	PHY_IDLE_ALIGN		* IDLE	*	PHY_CTRL	1C8BFF16	Symbol: SC(K28.0)	×
									>
M	Measurements Trigger								

Figure 8 - SRIO Listing Window

There are some options on how the SRIO information is displayed. These may be accessed by clicking the right mouse button over a column heading. This brings up the Properties dialog, where the controls are located under the Disassembly tab (see *Figure 9*).

Properties	- Listing 3			
About Data	Listing Window	Column Marks Disassemb	ly -	
Module:	B_SRI02	~		
Show:	All	🖌 🗌 Disas	semble Across Gaps	
	•	B_SRI02 Controls Extended Address Size: Link Width: Control Symbol Format: Payload Beyond Count: Show State:	D-bit 1x Short No OFF	
ОК	Cancel	Apply		Help

Figure 9 - Disassembly Properties

4.6 SRIO2 Configuration Software

The SRIO2 Protocol Analyzer unit comes with the pre-processor card and configuration software pre-installed. When the configuration software (Nexus Srio2) is started, the main form is displayed ().

🖥 Nexus SRIO2 Configuration
File Help
SRI02 Card: Nexus Technology SRI02: Bus 0x4, Slot 0x0, Function 0x0 🔽 Close
Configuration: Default Configuration Read Write
SRI02 Datapath A Transmit (Datapath A) Clock Lane Lane OK Align 0 1 2 3 Substitution of the status stat
Idle

Figure 10 - Nexus Srio2 Main Form

The File menu (Figure 111) provides the ability to:

- Load and Save Configurations
- Clear the log file
- Turn on/off automatic update of status information
- Output more detailed logging (for Nexus debug assistance)

Ň N	exus SRIO2 Configuratio	n 🗖 🗖 🔀
File	Help	
Y	Load Configuration Save Configuration Clear Log Refresh Status Trace Output Haristint (Datapatri A) Clock Lane Lane OK Align 0 1 2 3 Status	gy SRI02: Bus 0x4, Slot 0x0, Function 0x0 ✓ Close ation Read Write SRI02 Datapath B Receive (Datapath B) Clock Lane Lane Clock Recovery Synchronized ● ● ● ● ● ● ○ ● Synchronized Signal Detected Onfigure Configure Configure Configure Configure
Idle		

Figure 11 - File Menu Options

A Configuration is a complete set of setup information for the pre-processor (except pattern data). When started for the first time, a default configuration is loaded into the application. Subsequent start-up will load the last configuration information from the last time the application was run.

The automatic update will periodically refresh the status lights indicating the state of the pre-processor synchronization to the SRIO target.



The *About* menu provides the About option, which will display version information ().

Figure 12 - About Dialog

To control the pre-processor, first the card must be selected in the drop-down list (Figure 133).

File Help SRI02 Card: Nexus Technology SRI02: Bus 0x4, Slot 0x0, Function 0x0 ✓ Close Nexus Technology SRI02: Bus 0x4, Slot 0x0, Function 0x0 ✓ Close Configuration: Default Configuration Read Write SRI02 Datapath A	Nexus SRIO2 Configuration	
SRI02 Card: Nexus Technology SRI02: Bus 0x4, Slot 0x0, Function 0x0 ✓ Close Configuration: Default Configuration Read Write SRI02 Datapath A	File Help	
SRI02 Datapath A SRI02 Datapath B Transmit (Datapath A) Receive (Datapath B) Clock Lane Lane OK Align 0 1 2 OK Align 0 1 2 3 Signal Detected Signal Detected Signal Detected Signal Detected Status Configure Configure Configure	SRI02 Card: Nexus Technology SRI02: Bus 0x4, SI Nexus Technology SRI02: Bus 0x4, SI Configuration: Default Contiguration	lot 0x0, Function 0x0 Close ot 0x0, Function 0x0 Read Write
	SRIO2 Datapath A Transmit (Datapath A) Clock Lane Lane OK Align 0 1 2 3 Clock Recovery Signal Detected Status Configure	SRI02 Datapath B Receive (Datapath B) Clock Lane Lane OK Align 0 1 2 3 Clock Recovery Signal Detected Status Configure

Figure 13 - SRIO Pre-processor Selection

Once the card is selected, the *Open* button is clicked. Note that the button changes to *Open* when the card is not connected and *Close* when it is connected.

When the application initially connects to the card, if the card has not been configured, the current configuration is loaded onto the card. If the card is already configured, the configuration information is loaded from the card and displayed for review and adjustment. Once the application is communicating with the card, the entire configuration may be read or written by the *Read* and *Write* buttons.

Detailed status may be obtained by clicking the appropriate *Status*... button. This displays the configuration dialog for the matching Datapath (*Figure 14*).

👖 Transmit (Datapath A)	X
Lane Configuration: 4 Control Symbols: Short V	
Data: Processed V Data: Force Clock	
Bit Rate: 6.250 GB Synchronization and Alignment Settings: Image: Disparity Errors count against Lane Synchronization. 8b/10b Translation Errors count against Lane Synchronization.	
 Comma Alignment Errors count against Lane Synchronization. Force realignment on loss of synchronization. 	
Number of Control Symbols before Synchronization:	
Number of Control Symbols to leave Retry: 1	
Resync after 4x Alignment Characters:	
Number of Alignment Characters to leave Hetry:	
Maximum skew between lanes: 15	
Read	
Configure Lanes Reconfigure Pattern Generation	
Reset Receiver Tranmitter SERDES All	
Idle	

Figure 14 - Datapath Configuration

This dialog allows the configuration of:

- Active Lanes (1x, 2x, 4x)
- Control Symbol length (Short or Long)
- Logic Analyzer data
- Bit Rate
- Synchronization and Alignment Settings

Additionally, this dialog provides the ability to read and write the values, reset one or both datapaths (if available) and the entire SRIO connection. It also provides access to Configuring the lanes, reconfiguration and pattern generator (if purchased).

The *Configure Lanes* button will display the Lane Configuration dialog (*Figure 15*). This allows control of the lane arrangement, including the crossbar where the lane order can be re-arranged. Disparity errors may also be injected from this dialog.

Transmit (Datapath A) Lane Configuration								
	Lane 0	Lane 1	Lane 2	Lane 3				
Transmitter Output Internal Source:	Lane 0 🐱	Lane 1 🔽	Lane 2 🐱	Lane 3 🐱				
Receiver Input External Source:	Lane 0 🔽	Lane 1 💌	Lane 2 🔽	Lane 3 🐱				
Transmitter Skew:	0 💌	0 💌	0 💌	0 💌				
Rea	ad	Wr	te					
Disparity Errors	CLane 0	CLane 1	Lane 2	CLane 3				
Force Position 0:				+-				
Force Position 1:				+ -				
Force Position 2:				+-				
Force Position 3:								
Idle								

Figure 15 - Lane Arrangement and Error Injection

The *Reconfigure* button will display the individual lane configuration information (*Figure 16*). This allows tuning of the individual lane to account for target differences.

👖 Transmit (Datapath A) Co	nfiguration 🛛 🔀
Lane: 🚺 💌 Direction:	Both 💌
Reconfiguration Mode:	Analog Select 🛛 🔽
Equalization:	0 dB 💌
DC Gain:	0 dB 💌
Pre-tap Pre-emphasis:	0 💌
Post-tap Pre-emphasis:	Not Set 💌
Second Post-tap Pre-emphasis:	0
Differential Output Voltage:	200 mV 💌
Read	Write
Idle	

Figure 16 – Individual Lane Configuration

The *Pattern Generation* button will display the Pattern Generator dialog, if purchased (*Figure 17*). Note that the Pattern Generator dialog is modeless and can remain up while the other dialogs are used.

Tr Tr	Transmit (Datapath A) Pattern Generation												X					
File																		
	Current Pattern: Default NexusPattern First Vector: 0 Last Vector: 7 Run Once Run																	
	NOTE: Data will be transmitted as shown. NOTE: Data is managed/sent as complete 16 symbol vectors (rows).																	
Vec	tor L	.aneO	Lane1	Lane2	Lane3	Lane0	Lane1	Lane2	Lane3	Lane0	Lane1	Lane2	Lane3	Lane0	Lane1	Lane2	Lane3	^
	0	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	
		R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	
		K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)								
		K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K.28.5)	K(K28.5)	
		R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	A(K27.7)	A(K27.7)	A(K27.7)	A(K27.7)	
		K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	PD(K28.3)	0x86(D.6.4)	0xF8(D24.7)	0x07(D7.0)	0x88(D8.4)	0x9D(D29.4)	0x00(D 0.0)	0x49(D9.2)	
	6	0x00(D 0.0)	0x29(D9.1)	0x80(D0.4)	0x0A(D10.0)	0x00(D 0.0)	0x00(D 0.0)	0x05(D5.0)	0xA6(D6.5)	0x00(D0.0)	0x00(D.0.0)	0x05(D5.0)	0xAC(D12.5)	0x00(D0.0)	0x00(D 0.0)	0x05(D5.0)	0xB2(D18.5)	
	- 7	0x00(D.0.0)	0x00(D 0.0)	0x05(D5.0)	0xB8(D24.5)	0x00(D 0.0)	0x00(D 0.0)	0x05(D5.0)	0xBE(D30.5)	0x00(D0.0)	0x00(D.0.0)	0x05(D5.0)	0xC4(D4.6)	0x00(D0.0)	0x00(D 0.0)	0x05(D5.0)	0xCA(D10.6)	
	8	0x00(D.0.0)	0x00(D 0.0)	0x05(D5.0)	0xD0(D16.6)	0x00(D.0.0)	0x00(D 0.0)	0x05(D5.0)	0xD6(D22.6)	0x00(D.0.0)	0x00(D.0.0)	0x05(D.5.0)	0xDC(D28	SC(K28.0)	0x86(D.6.4)	0xFF(D31.7)	0x17(D23.0)	
	9	SC(K28.0)	0x86(D.6.4)	0xFF(D31.7)	0x17(D23.0)	SC(K28.0)	0x86(D.6.4)	0xFF(D31.7)	0x17(D23.0)	0x00(D.0.0)	0x00(D.0.0)	0x05(D.5.0)	0xE2(D2.7)	0x00(D0.0)	0x00(D.0.0)	0x05(D5.0)	0xE8(D8.7)	
	10	0x00(D.0.0)	0x00(D 0.0)	0x05(D5.0)	0xEE(D14.7)	0x00(D.0.0)	0x00(D.0.0)	0x05(D5.0)	0xF4(D20.7)	0x00(D.0.0)	0x00(D.0.0)	0x05(D5.0)	0xFA(D26.7)	0x00(D0.0)	0x00(D.0.0)	0x06(D.6.0)	0x00(D.0.0)	~
		Copy Vector(:	s) Paste V	ector(s)												Set Patter	n	



This dialog supports:

- Load, Save and Import Patterns (*File* Menu)
- Edit Pattern
- Set pattern in card (*Set Pattern*)
- Control *First Vector* and *Last Vector* to output
- Run Once
- *Run* Continuously

Although data may be entered directly into the cells of the editor, there are a few features that will make editing a good bit easier.

- Double-clicking on a cell will bring up the 8b/10b character selection dialog, which allows selection of a Control Symbol (*Figure 18*) or a Data Symbol (*Figure 19*)
- One or more contiguous (shift-click) or non-contiguous (alt-click) vectors may be selected (*Figure* 2020) and copied, then pasted (*Figure* 211). By selecting a destination vector which is the first vector where the data copy should be placed, the copied data will be written to the appropriate vectors. Note that the data shape is preserved during the copy; meaning that, for example, as vector 2 was not selected (leaving a gap in the data), the data in vector 22 was not altered. In other words, vector offset is preserved in dis-contiguous data copy operations.

🕺 SRIO 8b/10b Symbol 📃 🗖 🔀
Symbol Type:
0x 7C PD(K28.3)
PD(K28.3) Cancel OK

Figure 18 - Control Symbol Entry

🕈 SRIO 8b/10b Symbol 📃 🗖 🔀
Symbol Type:
0x 7C
0x7C(D28.3)
Cancel OK

Figure 19 - Data Symbol Entry

👖 Trans	Transmit (Datapath A) Pattern Generation																
File																	
	Current Patter	n: Default Ne	exusPattern	Bun Once		First Vec	tor: 0	Last Ve	etor: 7								
	NOTE: Dat	a will be transn	nitted as show	n.	NOTE: Data is	managed/ser	it as complete	16 symbol vec	tors (rows).								
Vector	Lane0	Lane1	Lane2	Lane3	Lane0	Lane1	Lane2	Lane3	Lane0	Lane1	Lane2	Lane3	Lane0	Lane1	Lane2	Lane3	^
C	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	
1	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	
2	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	
3	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	
4	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	A(K27.7)	A(K27.7)	A(K27.7)	A(K27.7)	
5	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	PD(K28.3)	0x86(D6.4)	0xF8(D24.7)	0x07(D7.0)	0x88(D8.4)	0x9D(D29.4)	0x00(D 0.0)	0x49(D9.2)	
E	0x00(D0.0)	0x29(D9.1)	0x80(D.0.4)	0x0A(D10.0)	0x00(D0.0)	0x00(D 0.0)	0x05(D5.0)	0xA6(D6.5)	0x00(D0.0)	0x00(D 0.0)	0x05(D5.0)	0xAC(D12.5)	0x00(D0.0)	0x00(D 0.0)	0x05(D5.0)	0xB2(D18.5)	
7	0x00(D0.0)	0x00(D 0.0)	0x05(D5.0)	0xB8(D24.5)	0x00(D0.0)	0x00(D 0.0)	0x05(D5.0)	0xBE(D30.5)	0x00(D0.0)	0x00(D 0.0)	0x05(D5.0)	0xC4(D4.6)	0x00(D0.0)	0x00(D 0.0)	0x05(D5.0)	0xCA(D10.6)	
6	0x00(D.0.0)	0x00(D.0.0)	0x05(D5.0)	0xD0(D16.6)	0x00(D.0.0)	0x00(D.0.0)	0x05(D5.0)	0xD6(D22.6)	0x00(D0.0)	0x00(D 0.0)	0x05(D5.0)	0xDC(D28	SC(K28.0)	0x86(D.6.4)	0xFF(D31.7)	0x17(D23.0)	
9	SC(K28.0)	0x86(D.6.4)	0xFF(D31.7)	0x17(D23.0)	SC(K28.0)	0x86(D.6.4)	0xFF(D31.7)	0x17(D23.0)	0x00(D0.0)	0x00(D 0.0)	0x05(D5.0)	0xE2(D2.7)	0x00(D0.0)	0x00(D 0.0)	0x05(D5.0)	0xE8(D8.7)	
10	0x00(D.0.0)	0x00(D.0.0)	0x05(D5.0)	0xEE(D14.7)	0x00(D0.0)	0x00(D.0.0)	0x05(D5.0)	0xF4(D20.7)	0x00(D0.0)	0x00(D.0.0)	0x05(D5.0)	0xFA(D26.7)	0x00(D0.0)	0x00(D.0.0)	0x06(D.6.0)	0x00(D 0.0)	~
	Copy Vector(s) Paste V	(ector(s)												Set Patter	n	
dle																	

Figure 20 - Multi-vector Selection

ř	Transmit (Datapath A) Pattern Generation																	
	File																	
	Current Pattern: Default NexusPattern First Vector: 0 Last Vector: 7																	
		Run Once Run																
		NOTE: Dat	a will be transr	nitted as show	n.	NOTE: Data is	: managed/ser	nt as complete	16 symbol vec	tors (rows).								
	Vector	Lane0	Lane1	Lane2	Lane3	Lane0	Lane1	Lane2	Lane3	Lane0	Lane1	Lane2	Lane3	Lane0	Lane1	Lane2	Lane3	<u>^</u>
		K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	SC(K28.0)	0x06(D.6.0)	0xFF(D31.7)	0x0E(D14.0)	PD(K28.3)	0x87(D7.4)	0xF8(D24.7)	0x03(D3.0)	0x90(D16.4)	0x15(D21.0)	0x00(D 0.0)	0x41(D1.2)	
		0x00(D.0.0)	0x2A(D10.1)	0x58(D24.2)	0x0F(D15.0)	0x00(D.0.0)	0x20(D.0.1)	0x10(D16.0)	0x90(D16.4)	0x00(D.0.0)	0x00(D.0.0)	0x00(D.0.0)	0x24(D4.1)	0x24(D4.1)	0x00(D 0.0)	0x00(D.0.0)	0x24(D4.1)	
	18	0xC2(D2.6)	0xB1(D17.5)	0x00(D.0.0)	0x00(D.0.0)	PD(K28.3)	0x87(D7.4)	0xF8(D24.7)	0x03(D3.0)	0x98(D24.4)	0x9D(D29.4)	0x00(D.0.0)	0x41(D1.2)	0x00(D.0.0)	0x21(D1.1)	0x80(D.0.4)	0x0C(D12.0)	
		0x00(D.0.0)	0x00(D.0.0)	0x03(D3.0)	0x04(D4.0)	0x00(D.0.0)	0x00(D.0.0)	0x03(D3.0)	0x08(D.8.0)	0x00(D.0.0)	0x00(D.0.0)	0x03(D3.0)	0x0C(D12.0)	0x00(D.0.0)	0x00(D.0.0)	0x03(D3.0)	0x10(D16.0)	
	20	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	
		R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	
		SC(K28.0)	0x87(D7.4)	0xFF(D31.7)	0x13(D19.0)	0x00(D.0.0)	0x00(D.0.0)	0x03(D3.0)	0x2C(D12.1)	0x00(D.0.0)	0x00(D.0.0)	0x03(D3.0)	0x30(D16.1)	0x00(D.0.0)	0x00(D 0.0)	0x03(D3.0)	0x34(D20.1)	
		K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	
		R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	A(K27.7)	A(K27.7)	A(K27.7)	A(K27.7)	
	25	0x03(D3.0)	0x54(D20.2)	0x00(D.0.0)	0x00(D.0.0)	SC(K28.0)	0x87(D7.4)	0xFF(D31.7)	0x13(D19.0)	SC(K28.0)	0x87(D7.4)	0xFF(D31.7)	0x13(D19.0)	0x03(D3.0)	0x58(D24.2)	0x00(D.0.0)	0x00(D.0.0)	
	26	0x03(D3.0)	0x5C(D28.2)	0x00(D.0.0)	0x00(D.0.0)	0x03(D3.0)	0x60(D0.3)	0x00(D0.0)	0x00(D.0.0)	0x03(D3.0)	0x64(D.4.3)	0x00(D0.0)	0x00(D0.0)	0x03(D3.0)	0x68(D8.3)	0x00(D.0.0)	0x00(D.0.0)	~
		Copy Vector(s) Paste \	/ector(s)												Set Patter	n	

Figure 21 - Multi-vector Paste

Data that has been correctly exported from the TLA or provided as text data may be imported, also. See *Figure* 222 for format example. White space is not significant. Any element containing "LANE" is ignored and the data is imported in the order it was originally received (Lane0, Lane1, Lane2, Lane3, then to next line) and allocated into vectors in the same order. The resulting data after import is shown in *Figure* 23.

out1.txt	- Notepad			
<u>F</u> ile <u>E</u> dit	F <u>o</u> rmat <u>V</u> iew <u>H</u> elp			
) TX_LANE1) TX_LANE1 5BC 5BC 5FD 5FD 5FD 5FD 5FD 5FD 5FD 5BC 5FD 5BC 5BC 5BC 5BC 5BC 5BC 5BC 5BC	TX_LANE2 5BC 5BC 5FD 5FD 5FD 5FD 5FD 5FD 5FD 5BC 5BC 5BC 5BC 5BC 5BC 5BC 5BC	TX_LANE 3 SBC SFD SBC SFD SBC	

Figure 22 - Exported TLA Data

N Transmit (Datapath A) Pattern Generation																	
File																	
	Current Pattern: Default Nexus Pattern: First Vector: 0 Last Vector: 61 Run Once Run NOTE: Data will be known NOTE: Data is remained (cert at exemplate 15 webb) weben (cert)																
	NUTE: Data will be transmitted as snown. NUTE: Data is managed/sent as complete to symbol vectors (rows).																
Vector	Lane0	Lane1	Lane2	Lane3	Lane0	Lane1	Lane2	Lane3	LaneO	Lane1	Lane2	Lane3	LaneO	Lane1	Lane2	Lane3	
0	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)								
1	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)								
2	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	
3	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)								
4	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	A(K27.7)	A(K27.7)	A(K27.7)	A(K27.7)	
5	K(K28.5)	K(K28.5)	K(K28.5)	K(K28.5)	R(K29.7)	R(K29.7)	R(K29.7)	R(K29.7)	PD(K28.3)	0x86(D.6.4)	0xF8(D24.7)	0x07(D7.0)	0x88(D.8.4)	0x9D(D29.4)	0x00(D.0.0)	0x49(D9.2)	
6	0x00(D0.0)	0x29(D9.1)	0x80(D.0.4)	0x0A(D10.0)	0x00(D.0.0)	0x00(D 0.0)	0x05(D5.0)	0xA6(D6.5)	0x00(D.0.0)	0x00(D.0.0)	0x05(D5.0)	0xAC(D12.5)	0x00(D.0.0)	0x00(D0.0)	0x05(D5.0)	0xB2(D18.5)	
7	0x00(D0.0)	0x00(D0.0)	0x05(D5.0)	0xB8(D24.5)	0x00(D.0.0)	0x00(D 0.0)	0x05(D5.0)	0xBE(D30.5)	0x00(D.0.0)	0x00(D.0.0)	0x05(D5.0)	0xC4(D4.6)	0x00(D.0.0)	0x00(D0.0)	0x05(D5.0)	0xCA(D10.6)	
8	0x00(D0.0)	0x00(D.0.0)	0x05(D5.0)	0xD0(D16.6)	0x00(D0.0)	0x00(D.0.0)	0x05(D5.0)	0xD6(D22.6)	0x00(D 0.0)	0x00(D 0.0)	0x05(D5.0)	0xDC(D28	SC(K28.0)	0x86(D6.4)	0xFF(D31.7)	0x17(D23.0)	~
Copy Vector(s) Paste Vector(s) Set Pattern																	

Figure 23 - Imported Data